
Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	400			
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	3.6		
Q _g (Max.) (nC)	17			
Q _{gs} (nC)	3.4			
Q _{gd} (nC)	8.6			
Configuration	Single			





N-Channel MOSFET

FEATURES

- Surface Mount
- · Available in Tape and Reel
- Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SMD-220 is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION				
Package	SMD-220	SMD-220	SMD-220	
Lead (Pb)-free	IRF710SPbF	IRF710STRLPbF ^a	IRF710STRRPbF ^a	
	SiHF710S-E3	SiHF710STL-E3ª	SiHF710STR-E3ª	
SnPb	IRF710S	-	IRF710STRR ^a	
	SiHF710S	-	SiHF710STR ^a	

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS To	$_{\rm C}$ = 25 °C, unless otherw	ise noted		
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V _{DS}	400	M	
Gate-Source Voltage	V _{GS}	± 20	V	
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 \degree C$	I _D	2.0	
Continuous Drain Current	V_{GS} at 10 V $T_C = 100 ^{\circ}C$		1.2	Α
Pulsed Drain Current ^a	I _{DM}	6.0		
Linear Derating Factor		0.29	W/°C	
Linear Derating Factor (PCB Mount) ^e		0.025		
Single Pulse Avalanche Energy ^b	E _{AS}	120	mJ	
Avalanche Current ^a	I _{AR}	2.0	A	
Repetiitive Avalanche Energy ^a	E _{AR}	3.6	mJ	
Maximum Power Dissipation	T _C = 25 °C	P _D 36 3.1		W
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C			
Peak Diode Recovery dV/dt ^c	dV/dt	4.0	V/ns	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature)	for 10 s	300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 52 mH, $R_G = 25 \Omega$, $I_{AS} = 2.0$ A (see fig. 12).

c. $I_{SD} \le 2.0$ A, dI/dt ≤ 40 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.5	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	ST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		·					
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	400	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	ce to 25 °C, I _D = 1 mA	-	0.47	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
		V _{DS} =	$V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 320 V	∕, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.2 A ^b	-	-	3.6	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 1.2 A ^b	1.0	-	-	S
Dynamic						•	
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	170	-	
Output Capacitance	Coss			-	34	-	pF
Reverse Transfer Capacitance	C _{rss}			-	6.3	-	
Total Gate Charge	Qg		$V_{GS} = 10 \text{ V}$ $I_D = 2.0 \text{ A}, V_{DS} = 320 \text{ V},$ see fig. 6 and 13 ^b	-	-	17	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	3.4	
Gate-Drain Charge	Q _{gd}			-	-	8.5	
Turn-On Delay Time	t _{d(on)}		•	-	8.0	-	1
Rise Time	t _r				9.9	-	- ns
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 200 \text{ V}, \text{ I}_D = 2.0 \text{ A},$ $R_G = 24 \Omega, R_D = 95 \Omega, \text{ see fig. } 10^{\text{b}}$		-	21	-	
Fall Time	t _f			-	11	-	
Internal Drain Inductance	L _D	Between lead 6 mm (0.25")	·	-	4.5	-	- nH
Internal Source Inductance	L _S	package and center of		-	7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol showing the		-	2.0	A
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	6.0	
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 2.0 \ A, \ V_{GS} = 0 \ V^b$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 2.0 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	240	540	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.85	1.6	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)				L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.








Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms










Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix







* V_{GS} = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91042.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.